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Abstract 
In this paper, we propose an elliptic curve key generation 
processor over GF(2m) and GF(P) with Network-on-Chip (NoC) 
design  scheme based on binary scalar multiplication algorithm. 
Over the Two last decades, Elliptic Curve Cryptography (ECC) 
has gained increasing acceptance in the industry and the 
academic community. This interest is mainly caused by the same 
level of security with relatively small keys provided by ECC 
comparing to large key size in Rivest Shamir Adleman (RSA). 
Parallelism can be utilized in different hierarchy levels as shown 
in many publications. By using NoC, a new method with the 
reduced latency of point multiplication (with parallel field 
arithmetic) is introduced in this paper.   
 
Keywords:  ECC, ECPM, NoC, parallelism.  
1. Introduction 
Elliptic Curve Cryptography (ECC) has been proposed by 
Miller [1] and Koblitz [2] in the mid 1980s. 
A flexible architecture for Elliptic Curve Point 
Multiplication (ECPM) with the help of Network on Chip 
(NoC) over GF(p) and GF(2m) is presented in this paper. 
ECPM is the basic operation of any elliptic curve 
cryptosystem and it is essential that it is implemented 
efficiently. Several implementations of ECPM have been 
introduced e.g. in [3-5] and one implementation with NoC 
design is proposed in [6]. 
Elliptic curve cryptography (ECC) is a public key 
cryptography system which attractive primarily because of 
its shorter wordlengths compared to RSA implementations 
with the same level of security [7]. 2048-bit RSA, for 
example, can be replaced by an ECC system of equivalent 
security while reducing the key wordlength by a factor of 
eight [8]. Some benefits of having smaller key sizes 
include reductions in processing power, storage space, and 
bandwidth Due to these many advantages of ECC, a 
number of software [9, 10] and hardware [11–14] 
implementations have been proposed. ECC is widely 
deployed in many applications such as wireless device 
[15], digital signal processing [16], RFID tag [17], and 
smart cart [18]. 
For implementations of ECC, finite fields GF(p) and 
GF(2m) have been used, where p is a prime and m is a 
positive integer greater than one. In particular GF(2m), 
which is an m-dimensional extension field of GF(p), is 
suitable for hardware implementations because there is no 
carry propagation in arithmetic operations.  
A relatively large amount of research has been performed 
on hardware implementations of ECCs over GF(2m), 
including those given in  [19-20]. This is because GF(2m)  
implementations are generally faster and more compact 
than their GF(p) equivalents. However, conventional 
hardware implementations of ECCs over GF(p) are not 
very flexible, as the field parameters used are often fixed. 
In practice, ECC has many different operational modes 
and primitives and therefore architectures need to be 
flexible. Thus, GF(2m) may not be the ideal choice if 
flexibility is an important requirement. Moreover, RSA, 
the most widely used public-key cryptosystem uses 
arithmetic over GF(P). 
 Therefore, it is attractive to create hardware architectures 
suitable for ECCs over GF(P), which have the capability 
of supporting RSA as well as ECC cryptography. 
The sequential nature of the point multiplication makes 
efficient use of parallelization challenging, however 
although the point multiplication itself is hard to 
parallelize, it is possible to efficiently use parallelism in 
point operations. 
The rest of the paper is organized as follows: the 
theoretical background, including ECC arithmetic is 
described in section 2; section 3 presents the design of 
ECC general processor, NoC properties which are needed 
in ECC is presented in section 4. In section 5 we introduce 
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new design of ECC processor on NoC, and finally, 
Conclusions are drawn in section 6. 
 
 
2. ECC arthimetic 
 
The Weierstraß equation of an elliptic curve E defined 
over K using affine coordinates is: 
 
:    (1)E y a xy a y x a x a x a Eq+ + = + + +2 3 21 3 2 4 6  
where   1 2 3 4 5 6, , , , ,a a a a a a K∈  . An elliptic 
curve E is then defined as the set of solutions of this 
equation in the affine plane, together with the point at 
infinityο .  
For a non-supersingular curve equation of characteristic 2 
(defined over a field GF(2m)), the reduced  Weierstraß 
equation has the form : 
22 3      ( 2 )x yy x a x b E q+ = + +    
 
With , ( 2 ) , 0
ma b G F b∈ ≠  and the set of point 
which satisfy Eq. (2). 
For a non-singular curve equation defined over a field 
GF(P) and of characteristic 2,3k ≠   the reduced 
Weierstraß equation has the form: 
 
2 3  ( m o d  )    ( 3 )y x a x b p E q≡ + +  
 
Where , ( )a b GF P∈ and  
 
( )3 24 2 7 0  m o d  ,a b P+ ≡  
 
( , ) ( ) ( )x y G F P G F P∈ ×  which satisfy 
 Eq. (3) [21]. 
 
 
 2-1 Group law 
 
While using elliptic curve, the fundamental operations are 
the point addition and doubling. 
If there are two points on curve namely, P (x1, y1),  
Q (x2, y2) and their sum given by point, R(x3, y3)    the 
algebraic formulas for point addition and point doubling 
are given by following equations: 
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where the addition, subtraction, multiplication and the 
inverse are the arithmetic operations over GF(p). 
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where the addition, subtraction, multiplication and the 
inverse are the arithmetic operations over GF(2m) [21]. 
2-2 Scalar multiplication algorithms 
 
ECPM is defined on E so that : 
 
.     ( 4 )Q k P P P P E q= = + + +K    
 
where Q and P are distinct points on E and k is a large 
integer ECPM in Eq. (4) is calculated with successively 
performed operations called point addition and point 
doubling. The hierarchy of arithmetics for EC point 
multiplication is depicted in Fig. 1. 
A point addition is an operation P3 = P1 + P2, where P, are 
distinct points on an elliptic curve, and a point doubling is 
an operation P3 = 2P1. Several efficient methods to 
compute ECPM in Eq. (4) have been proposed. The basic 
method for computing kP is the addition-subtraction 
method described in draft standard IEEE P1363 [22]. This 
method is an improved version over the well known 
double and add (or binary) method, which requires no 
precomputations. Several proposed generalizations of the 
binary method (for exponentiation in a multiplicative 
group), such as the k-ary method, the signed window 
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method, can be extended to compute elliptic scalar 
multiplications over a finite field [23-24]. 
A different approach for computing kP was introduced by 
Montgomery [25]. This approach is based on the binary 
method. 
 
 
 
                                         
                                                  
           Fig. 1. EC arithmetic hierarchy  
 
In this paper we use binary method for both GF(p) and 
GF(2m), Binary method (or double-and-add method) is 
probably the most common way to compute Q=k.P . 
In the binary method, k is represented with binary 
expansion as 1 1 0 21 lK ( , k , . . . , k , k )−=  and a point 
doubling is performed for each bit  ki  and a point addition 
if  ki=1. Thus, because l m≈  , m  point doublings and 
2m /  point additions are required on average.  
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This algorithm that mentioned above is same for GF(P) 
and GF(2m), but there is  different in finite field arithmetic 
computation between two fields GF(P) and GF(2m). 
 
2-3 Projective coordinate   
 
Naturally, point addition and point doubling also require a 
field inversion when using affine coordinates ( , )x y . 
Since inversion is a very expensive operation compared to 
multiplication, addition and squaring in finite fields, we 
use projective coordinates. In standard projective 
coordinates the points on the elliptic curve are represented 
as a triple ( , , )X Y Z  in such a way that x X / Z→  
and y Y / Z→ . By using projective coordinates only 
one finite field inversion is required at the end of a scalar 
multiplication in order to transform the projective 
coordinates back to affine coordinates. Several types of 
projective coordinates have been proposed. 
For GF(p) includes, Standard projective coordinates, 
Jacobian projective coordinates and Chudnovsky 
coordinates, and for GF(2m) includes Standard projective 
coordinates, Jacobian projective coordinates and finally 
L´opez-Dahab (LD) projective coordinates [21]. 
We use Jacobian projective coordinates and and L´opez-
Dahab (LD) projective coordinates for arithmetic over 
GF(P) and GF(2m), respectively. 
The number of multiplication and addition in scalar 
multiplication is shown in Table 1. 
According to binary method algorithm with projective 
coordinate, the scalar multiplication is performed over 
three steps; (i) initialization operations, (ii) iteration of the 
point addition and point doubling; and (iii) the conversion 
to affine coordinates. 
 
 
 
Table 1: Number of arithmetic computation in binary method  
 
 
3. ECC Processor design 
As mentioned above, we will study the scalar 
multiplication method based on binary method Algorithm. 
A block diagram of the elliptic curve processor is show in 
Fig. 2. It consists of an arithmetic logic unit, register bank 
and controller unit. 
Register bank consists of several registers which is stored 
the information in each stage of binary method. The 
control module consists of a finite state machine. It 
generates the control signals for the initialization 
operations of finite field, the point addition and point 
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doubling operations and the conversion to affine 
coordinates operations. Finally the arithmetic and logical 
unit (ALU) allow parallel execution of finite field addition, 
inversion, squaring and multiplications, which are 
controlled by the control unit. 
 
                                                           
Figure 2: block diagram of the elliptic curve processor 
 
4. Network on Chips  
 
The advances in the semiconductor technology and the 
shrinking feature size in the deep submicron era, have led 
to an impressive increase in the number of transistors 
available on a single chip. This huge number of transistors 
enables us to integrate complex system-on-chip (SoC) 
designs containing a large number of processing cores 
together with large amounts of embedded memory and 
high-bandwidth I/O on a single chip. On the other hand, 
the applications are becoming more and more complex. 
The large amount of computational resources together 
with complicated communication patterns due to complex 
applications requires higher degrees of support from 
communication resources. Besides, as technology 
advances, the delay and power consumption of global 
interconnect structures (due to a large number of drivers) 
will be a major bottleneck for SoC design.  
Network-on-Chip (NoC) is a promising communication 
paradigm for multiprocessor system-on-chips. This 
communication paradigm has been inspired from the 
packet-based communication networks and aims at 
overcoming the performance and scalability problems of 
the shared buses in multi-core SoCs (System on Chips) 
[26]. 
Although the concepts of NoC are inspired from the 
traditional interconnection networks, they have some 
special properties which are different from the traditional 
networks. Compared to traditional networks, power 
consumption is the first-order constraint in NoC design 
[27]. As a result, not only should the designer optimize the 
NoC for delay (for traditional networks), but also for 
power consumption. 
The choice of network topology is an important issue in 
designing a NoC. Different NoC topologies can 
dramatically affect the network characteristics, such as 
average inter-IP distance, total wire length, and 
communication flow distributions. These characteristics in 
turn, determine the power consumption and average 
packet latency of NoC architectures.  
In general, the topologies proposed for NoCs can be 
classified into two major classes, namely regular tile-based 
and application-specific. Compared to regular tile-based 
topologies, application-specific topologies are customized 
to give a higher performance for a specific application. 
Moreover, if the sizes of the IP cores of a NoC vary 
significantly, regular tile-based topologies may impose a 
high area overhead. On the other hand, this area overhead 
can be compensated by some advantages of regular tile-
based architectures. Regular NoC architectures provide 
standard structured interconnects which ensures well-
controlled electrical parameters. Moreover, usual physical 
design problems like crosstalk, timing closure, and wire 
routing and architectural problems such as routing and 
switching strategies and network protocols can be 
designed and optimized for a regular NoC and be reused 
in several SoCs.  
The mesh topology is the simplest and most dominant 
topology for today’s regular tile-based NoCs. It is well 
known that mesh topology is very simple. It has low cost 
and consumes low power [28], so we use this topology for 
ECC. 
               
5. ECC with NoCs  
 
Parallelism in point operations is also an efficient way to 
reduce latency of point multiplication as shown in [29]. 
Parallelism can be utilized in binary methods. The 
information exchange rate can be raised when each section 
in the processor (elliptic curve) is a core on NoC 
(According to the NoC features). By Placing the core in 
the right place (Figure 3) in NoC performance is improved 
and power consumption is reduced. It is noteworthy that 
the design alongside the ideal processor will have 
Significant impact on the speed and power consumption. 
In this paper for implementation of elliptic curve we 
needed to 12 cores, so we used 4×3 two-dimensional mesh 
NoC. Cores such as MUL(multiplying) that use more than 
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others, place on the middle. Cores that use less, place on 
the corners.  
 
 
                                                       
Figure 3. Implementation of ECC by NoC 
 
 
6. Conclusion 
 
In this paper, we introduced configurable NoC 
architecture for Elliptic Curve Cryptosystem that 
improved the speed of data exchange between cores (finite 
field arithmetic unit and control unit) with the help NoC 
features. Our experience shows that performance in ECC 
processor designs is dictated mainly by data transfer speed. 
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